Peking University unveils EDA tool to boost Huawei's 1.4nm chip push
New chip design software compatible with Huawei's LogicFolding architecture aims to bypass US export bans.
Get AI news that actually matters
One email a day. Zero fluff. Join 10,000+ professionals.
Researchers at Peking University have announced a breakthrough in electronic design automation (EDA) software, a prototype tool specifically designed to support Huawei Technologies' ambitious chipmaking goals. The tool is compatible with Huawei's LogicFolding architecture, introduced just a day earlier, which aims to produce chips by 2031 that match the performance of advanced 1.4-nanometer technology. This development is crucial as it aims to circumvent US-led export restrictions that bar Huawei from using Western EDA tools from companies like Synopsys and Cadence Design Systems.
The new EDA tool represents a strategic move by China to develop domestic alternatives in the highly specialized semiconductor design software market. By aligning with Huawei's LogicFolding architecture, the university is directly enabling Huawei's goal to achieve cutting-edge chip performance without relying on foreign technology. This comes amid ongoing tech tensions between the US and China, where semiconductor self-sufficiency has become a national priority. The prototype showcases China's growing capability in chip design tools, potentially reducing dependency on Western suppliers and accelerating Huawei's path to advanced chip production.
- Peking University's School of Integrated Circuits unveiled an EDA tool prototype compatible with Huawei's LogicFolding architecture.
- The target is to produce chips matching 1.4-nanometer performance by 2031 without Western chipmaking tools.
- This is part of China's push to develop domestic EDA alternatives to bypass US export bans on Synopsys and Cadence.
Why It Matters
Strengthens China's semiconductor independence and directly supports Huawei's bid to produce cutting-edge chips despite US sanctions.